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Abstract
The power stage of the PWM DC-DC converter is modeled and analyzed using the sampled-
data approach. This work complements the companion paper [1] which develops sampled-data
models and analysis for the closed-loop converter. Separate models for the power stage are
essential for controller design. The work addresses continuous and discontinuous conduction
mode under voltage mode control, and continuous conduction mode under current mode control.
For each configuration, nonlinear and linearized sampled-data models, and control-to-output
transfer function are derived. Use of these models for controller design is illustrated. In addition,
a new continuous-time switching frequency-dependent model of the power stage is derived from
the sampled-data model. Examples illustrate the increased accuracy of control design using the
new power stage models.
1 Introduction
A DC-DC converter consists of a power stage and a controller, as shown in Fig. 1. To design the
controller, it is essential to have a good model of the power stage. In this paper, Sampled-data
modeling and analysis of the power stage of the PWM DC-DC converter is pursued. A similar
study was performed in the companion paper [1] for closed-loop PWM DC-DC converters. Closed-
loop modeling and analysis are useful for performance evaluation. On the other hand, open-loop
modeling and analysis are critical for control design.
The organization of the paper is as follows. In Sec. 2, the power stage in continuous conduction
mode (CCM) under voltage mode control is studied. The steps of sampled-data approach in [1]
are followed in details. In Sec. 3 and 4, the power stages in discontinuous conduction mode (DCM)
under voltage mode control, and CCM under current mode control, respectively, are studied. In









Figure 1: System diagram of a DC-DC converter
from sampled-data models is proposed. In Sec. 6, numerous illustrative examples are given. Better
prediction of closed-loop performance by using sampled-data model of the power stage is shown.
2 Continuous Conduction Mode (CCM) under Voltage Mode
Control
2.1 Block Diagram Model
A block diagram model of the power stage of a PWM converter operated in CCM under voltage
mode control is shown in Fig. 2, where dn ∈ R is the switching instant within the cycle and is used
as the control variable, A1, A2 ∈ RN×N , B1, B2 ∈ RN×1, E1, E2 ∈ R1×N , are constant matrices, T
is the constant switching period (inverse of switching frequency fs), and vs, vo ∈ R are the source
and output voltages, respectively.
2.2 Nonlinear Sampled-Data Model
Generally in the PWM converter, the switching frequency is sufficiently high that the variations in
vs in a cycle can be neglected. Consider the cycle t ∈ [nT, (n+ 1)T ), take vs to be constant within
the cycle and denote it as vsn. Let xn = x(nT ) and von = vo(nT ). From the operation in Fig. 2,
the sampled-data dynamics of the power stage is



















Switch to S1 at t = nT
Switch to S2 at t = nT + dn
-dn
- vo-vs
Figure 2: Power stage of PWM converter in CCM under voltage mode control
von = Exn (2)
where E = E1, E2, or (E1 +E2)/2 depending on which output voltage is of interest.
2.3 Existence and Analysis of Periodic Solutions
A T -periodic solution x0(t) for the system in Fig. 2 corresponds to a fixed point of the sampled-data
model. The fixed point (xn, vsn, dn) = (x
0(0), Vs, d), if it exists, must satisfy








Let the nominal (set-point) output voltage be VSET. Assume there is little variation in x
0(t)
for t ∈ [0, T ]. Then
Ex0(0) = VSET (4)
The N+1 equations ((3) and (4)) in in N+1 unknowns (x0(0) and d) can be solved by Newton’s
method [2].
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Next the existence of fixed points in the sampled-data dynamics is studied. Assuming all of the
eigenvalues of A1 and A2 are in the open left half of the complex plane, it follows that the matrices
I − eA2(T−d)eA1d and I − eA1deA2(T−d) are invertible [3]. From Eq. (3), x0(0) can be expressed as
a function X(d) of d:







So the n+ 1 equations, (3) and (4), reduce to one equation in one unknown d:
EX(d) = VSET (6)
Next, a sufficient condition is given for the existence of a periodic solution achieving the nominal
output voltage VSET.
Theorem 1 Assume that all of the eigenvalues of A1 and A2 are in the open left half of the complex
plane. Given the nominal output voltage VSET, suppose
(EA−12 B2Vs + VSET)(EA
−1
1 B1Vs + VSET) < 0 (7)
Then there exists a periodic solution x0(t) in the power stage of Fig. 2 with Ex0(0) = VSET.
Proof:
X(0) = −A−12 B2Vs (8)
X(T ) = −A−11 B1Vs (9)
From Eq. (6), if
(EX(0) − VSET)(EX(T ) − VSET)
= (EA−12 B2Vs + VSET)(EA
−1
1 B1Vs + VSET)
< 0
then by the Intermediate Value Theorem, there exists a solution d satisfying Eq. (6). Hence there
exists a periodic solution x0(t). 2
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2.4 Linearized Sampled-Data Dynamics
When there exists a periodic solution x0(t), or equivalently a fixed point (x0(0), Vs, d), the system
can be linearized at this fixed point (similar analysis has been done in [4] for the case in which A1
and A2 are invertible):
x̂n+1 ≈ Φox̂n + Γvv̂sn + Γdd̂n (10)


























0(d) + (B1 −B2)Vs)
= eA2(T−d)(ẋ0(d−)− ẋ0(d+)) (14)
(the notation  denotes evaluation at (xn, vsn, dn) = (x0(0), Vs, d))
This linearized model is useful for discrete-time feedback control designs. Many different
discrete-time control schemes for PWM converters have been proposed and illustrated in [3, 5].
2.5 Control-to-Output Transfer Function
Analog feedback control designs are generally based on the control-to-output transfer function
(frequency response).
Previous works using the sampled-data modeling [6, for example] generally use the following as
the control-to-output transfer function (derived from Eqs. (10) and (11))
v̂o(z)
d̂(z)
= E(zI − Φo)
−1Γd (15)
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In this approach, the control (switching) exerted at t = nT + dn occurs after the sampling of the
output at t = nT . This renders the model noncausal. This error in the time domain will cause an
error in the phase response.
To circumvent this problem, the output vo(nT + dn) (instead of vo(nT )) is used, because the
output around t = nT +dn determines the switching action. The output equation (2) now becomes
















= EeA1d(zI − Φo)
−1Γd +Eẋ
0(d−) (18)
Given a transfer function in z domain, say T (z), its effective frequency response [7, p. 93] is
T (ejωT ), which is valid in the frequency range |ω| < πT . In the case when vo is discontinuous
because E1 6= E2, Toc(z) depends on which value of E is chosen.
The transfer functions (15) and (18) have the same poles. The pronounced difference between
them is the phase because the output voltages are sampled at different instants. For later reference,
this new approach is called the SP method and the approach which uses the sampled output at
t = nT is called the S method.
2.6 Open-Loop Stability, Audio-Susceptibility, and Output Impedance
The matrix Φo determines the local open-loop orbital stability of the periodic solution x
0(t). The
next result follows from Eq. (12) (see [3] for a detailed prrof).
Theorem 2 Assume that all of the eigenvalues of at least one of A1 and A2 are in the open left
half of the complex plane, and that neither matrix has any eigenvalue in the open right half of
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the complex plane. Then the periodic solution x0(t) of the power stage of Fig. 2 is asymptotically
orbitally stable.
The effects of disturbances at the source and load on the output voltage in the closed-loop system





= E(zI − Φo)
−1Γv (19)
To calculate the open-loop output impedance, add a fictitious current source, io (as perturba-
tion), in parallel with the load. Let
S1 : ẋ = A1x+B1vs +Bi1io (20)
S2 : ẋ = A1x+B2vs +Bi2io (21)
where Bi1, Bi2 ∈ RN×1.















3 Discontinuous Conduction Mode (DCM) under Voltage Mode
Control
The modeling and analysis steps taken in Sec. 2 are now applied to the DCM case. For brevity,
the discussion of open-loop stability and the derivation of the open-loop audio-susceptibility and
output impedance are omitted.
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3.1 Block Diagram Model
A general model of the power stage of a PWM converter operating in DCM under voltage mode
control is shown in Fig. 3. Similar to Eq. (18), the switching instant from S1 to S2 within the cycle
is used as the control variable and denoted as d1n. The matrix F ∈ R1×N is chosen such that
















Switch to S1 at t = nT
Switch to S2 at t = nT + d1n




Figure 3: Power stage of PWM converter in DCM under voltage mode control
Compared with CCM, there is a third stage S3 in DCM. Switching from S1 to S2 is controlled
by the variable, d1n. The system is switched from S2 to S3 when the inductor current iL = Fx
reaches zero.
3.2 Nonlinear Sampled-Data Model
From the operation in Fig. 3, the sampled-data dynamics of the power stage is













v̂on = Ex̂n (25)
g(xn, vsn, d1n, d2n) = Fx(nT + d2n)








The variable d2n is not a free variable but is constrained by Eq. (26). Another explicit constraint
is Fxn = iLn = 0, because the inductor current always starts from 0 at the beginning of a cycle.
So the dynamics is (N − 1)-dimensional instead of N -dimensional.
3.3 Calculation of Fixed Points (Periodic Solutions)
Let the nominal (set-point) output voltage at the clock time be VSET. The fixed point (xn, vsn, d1n, d2n) =
(x0(0), Vs, d1, d2) of the sampled-data dynamics (24)-(26) should satisfy
x0(0) = f(x0(0), Vs, d1, d2) (27)
VSET = Ex
0(0) (28)
g(x0(0), Vs, d1, d2) = 0 (29)
Newton’s method can be used to solve these (N + 2) equations in (N + 2) unknowns (x0(0),
d1, d2).
3.4 Linearized Sampled-Data Dynamics
The system (24)-(26) can be linearized at the fixed point (x0(0), Vs, d1, d2). Using the notation 
to denote evaluation at this fixed point,















































































The eigenvalues of Φo are the open-loop poles. Since the dynamics is (N − 1)-dimensional, the
determinant of Φo is expected to be 0. Indeed,
det[Φo] = det[e
A2(d2−d1)eA1d1eA3(T−d2)](1−










2 ) = 0.
3.5 Control-to-Output Transfer Function








4 Continuous Conduction Mode under Current Mode Control
The idea of using the sampled-data method to model current mode control has been proposed in
[9, 6]. Here this approach is illustrated more explicitly.
4.1 Block Diagram Model
In current mode control, the control variable is a command signal vc which sets the peak inductor
current in a cycle. When the switching frequency is high, vc can be set constant in a cycle, denoted
as vcn in the (n + 1)-st cycle. Denote by h(t) = Vl + (Vh − Vl)
t
T mod 1) the slope-compensating
ramp. The switch is turned on when a clock pulse occurs, and turned off when the inductor current
iL reaches vcn − h(t). Denote by nT + dn the switching instant in the cycle when iL = vcn − h(t).
A general model of the power stage of a PWM converter operated in CCM under current mode
control is shown in Fig. 4, where the matrix F ∈ R1×N is chosen such that Fx = iL. The remaining















Switch to S1 at t = nT
Switch to S2 (at t = nT + dn) when iL(t) = vcn − h(t)
-vcn
- vo-vs
Figure 4: Power stage of PWM converter in CCM under current mode control
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4.2 Nonlinear Sampled-Data Model
From Fig. 4 and the discussion above, the sampled-data dynamics of the power stage in CCM under
current mode control is









g(xn, vsn, dn, vcn) = iL(nT + dn)− (vcn − h(nT + dn))
= F (eA1dnxn +
∫ dn
0 e
A1σdσB1vsn)− vcn + h(dn)
= 0
(35)
4.3 Linearized Sampled-Data Dynamics
Assume there exists a fixed point (xn, vsn, dn, vcn) = (x
0(0), Vs, d, Vc). Using the notation  to
denote evaluation at this fixed point,
x̂n+1 ≈ Φox̂n + Γvv̂sn + Γcv̂cn (36)




























































The following result is similar to a stability result for closed-loop PWM converter in [1]. The
proof is omitted.
Theorem 3 If the periodic solution x0(t) is open-loop asymptotically orbitally stable, then the
following inequality holds:
∣∣∣∣∣Fẋ0(d+) + ḣ(d)Fẋ0(d−) + ḣ(d)
∣∣∣∣∣ ≤ etr[A2−A1]d−tr[A2]T (41)
Remark: Generally the switching period is so small that the right side of (41) can be approximated
as 1, resulting in a condition that resembles a well-known stability criterion in current mode control
[8, for example]: ∣∣∣∣m2 −mcm1 −mc
∣∣∣∣ < 1 (42)
where m1 and -m2 are the slopes of current trajectories during the on and off stages respectively
using a linear approximation [10], and mc is the slope of the compensating ramp. The stability
criterion (42) differs from Theorem 3, in which the instantaneous slope is used. Also, Theorem 3
applies to the open-loop system.
4.4 Control-to-Output Transfer Function
From the discussion in Sec. 2.5, it is reasonable to use the output sampled at t = nT + dn rather
than at t = nT for the control-to-output transfer function.
The output equation in this case is




eA1σdσB1vsn) := l(xn, vsn, dn) (43)
with linearized dynamics





























































= Λx(zI − Φo)
−1Γc + Λc (48)
5 Continuous-Time Power Stage Model Obtained from Sampled-
Data Model
Two sampled-data dynamic models of the power stage have been derived, using the S and SP
methods. The sampled-data dynamics using the S method is useful for discrete-time controller
design. The sampled-data dynamics using the SP method has better control-to-output frequency
response, which is useful for analog controller design. Frequency response information suffices for
the practical controller design. In some cases, continuous-time dynamical equations of the power
stage are needed. For instance, such a model facilitates analog feedback control design for PWM
converters. In this section, a continuous-time model of the power stage will be derived for which the
control-to-output frequency response is close to that of the sampled-data model. This continuous-
time model differs from the traditional averaged model, which is independent of the switching
frequency.
In obtaining the approximate continuous-time model from the sampled-data linearized model,
it should be recognized that some of the benefits of sampled-data modeling are compromised. Most
importantly, the duty cycle, which is best viewed as a function that changes in discrete steps from
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cycle to cycle, is viewed as a smooth function in continuous-time. The averaging method also uses
such an approximate description of the duty cycle.
Given a linear sampled-data model, there are many ways to derive a continuous-time model
with a similar frequency response [11]. Here one approach is proposed. Without loss of generality,
such a continuous-time model will be obtained for the circuit operation in CCM under voltage
mode control. The linearized sampled-data dynamics of the power stage using SP method is (10)





d]) by the technique in Appendix A, the following continuous-time model of the power
stage is proposed:








The control-to-output transfer function in the lifted dynamics (49) is





As mentioned in the Introduction, the main motivation for careful modeling of the power stage is to
facilitate controller design. To verify the validity of power stage models, a feedback loop is set up.
Generally the controller for PWM converter uses dynamic feedback, with an integrator enclosed.
For simplicity, static feedback is used. Accuracy of the sampled-data models will be illustrated by
examples taken from the literature.
Example 1 (Buck converter in CCM under voltage mode control with leading edge modulation,
[12]) Consider the buck converter under voltage mode control shown in Fig. 5. Let T = 400µs,
L = 20mH, C = 47µF , R = 22Ω, Vr = 11.3V , g1 = 8.4, Vl = 3.8V , Vh = 8.2V , and h(t) =
Vl + (Vh − Vl)[
t
T mod 1]. The system has been shown to be unstable for Vs > 24.527 in [12] by
computer simulation and in [13, 3] by closed-loop analysis.
However the system is predicted to be stable for 15 < Vs < 40 if the averaging method is used
[14].
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Next the sampled-data method is used. The state matrices in Fig. 2 are























Take Vs = 20 for example. The duty cycle Dc can be estimated from the switching condition
g1(VsDc − Vr) = (1−D)(Vh − Vl) + Vl
This gives Dc = 0.598. Then d = (1 −Dc)T = 1.6074 × 10−6. From Eq. (18), the duty-ratio-to-
output transfer function is (−T )Toc(z), where the negative sign is because of leading edge modu-
lation. The corresponding frequency response is shown in Fig. 6. The gain margin is 7.2 dB. The
error amplifier and PWM modulator contribute a gain g1/(Vh − Vl) = 5.6165 dB. Thus the gain
which Vs can increase by
1 without causing instability is 7.2 − 5.6165 = 1.5835 dB (1.20). This
means that the system will be unstable for Vs > 20 × 1.20 = 24.0. The prediction of closed-loop





















Figure 5: System diagram for Example 1
Example 2 (Boost converter in DCM under voltage mode control, [15]) The power stage of
a boost converter is shown in Fig. 7, where the system parameters are fs = 3kHz, Vs = 16V ,



































Figure 6: Duty-ratio-to-output frequency response for Example 1
R = 12.5Ω, L = 208µH, C = 222µF , Rc = 0 and VSET = 25V . The converter has been shown to
be unstable for the feedback gain greater than 0.08 by simulation [15].
The state matrices in Fig. 3 are
































Solving Eqs. (27)-(29) by Newton’s method gives d1 = 0.0001 (hence Dc = 0.3) and d2 =
0.00027.
From Eq. (34), the duty-ratio-to-output transfer function is Toc(z)T . The corresponding fre-
quency response is shown in Fig. 8. The gain margin is -22.66 dB (0.0736). So a feedback gain
greater than 0.0736 is predicted to be destabilizing, which is close to the result of [15] noted above.
Example 3 (Boost converter in DCM under voltage mode control, [8, p.389]) The power stage
of a boost converter is shown in Fig. 7, where the system parameters are fs = 100kHz, Vs = 24V ,
R = 12Ω, L = 5µH, C = 470µF , Rc = 0 and VSET = 36V .




















































Figure 8: Duty-ratio-to-output frequency response for Example 2
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its duty-ratio-to-output frequency response has infinite gain margin. The second model (based on
[16]) has gain margin of 33 dB.
Next, consider the sampled-data model of this circuit. The state matrices in Fig. 3 are the
same as in Eq. (51). Solving Eqs. (27)-(29) by Newton’s method gives d1 = 2.5 × 10−6 (hence
Dc = 0.25), d2 = 7.4978 × 10−6 and x0(d1) = (i0L(d1), v
0
C(d1)) = (12, 35.98). From Eq. (34), the
duty-ratio-to-output transfer function is Toc(z)T . The corresponding frequency response is shown
in Fig. 9, from which the gain margin is found to be 9.91 dB.
To ascertain which of these models gives the best result, a feedback loop (Fig. 10) is added
to the power stage. As the gain g varies, the nominal periodic solution x0(t) also varies. To






g + 35.98. Using the exact closed-loop analysis in [1], the system is found to
become unstable for gains g > 3.13 (9.91 dB). Thus the sampled-data model has given accurate







































Figure 9: Duty-ratio-to-output frequency response for Example 3
Example 4 (Boost converter in CCM under current mode control, [17]) The power stage of
a boost converter is shown in Fig. 7, where the system parameters are fs = 100kHz, Vs = 5V ,














Figure 10: Simple static feedback for PWM converter under voltage mode control
In [17], three averaged models are compared. The duty-ratio-to-output frequency response for
each one has gain margin 29.7 dB, 29.7 dB and 29.6 dB, respectively.
Next the sampled-data model is applied. The matrices in Fig. 4 are the same as in Eq. (51).
Calculating the fixed point in Eq. (35) gives x0(0) = (1.661, 12.3599) and x0(d) = (2.4049, 12.3354).
From Eq. (48), the duty-ratio-to-output transfer function is Toc(z)T . The corresponding frequency







































Figure 11: Duty-ratio-to-output frequency response for Example 4
A feedback loop (Fig. 12) is set up. As the gain g varies, the nominal periodic solution x0(t) also







g + 12.3354. Using the exact closed-loop analysis in [1], the system
is unstable for gains g > 25.6803 (28.192 dB). When g = 25.6803, the closed-loop eigenvalues are
0.3203± 0.9474i (on the unit circle). Thus a Neimark-Sacker bifurcation [3] occurs. It is surprising
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to see such a bifurcation occurring in a converter under current mode control.
From this example, the sampled-data model of the power stage predicts closed-loop instability


















Figure 12: Simple static feedback for PWM converter under current mode control
7 Concluding Remarks
Sampled-data models and associated analysis have been developed for the power stage of the PWM
converter. Several configurations have been considered, including DCM or CCM under voltage
mode control, and CCM under current mode control. Compared with the derivations of averaged
models in DCM or under current mode control, the sampled-data approach is more systematic.
A new continuous-time linear model of the power stage was also obtained by employing a simple
transformation on the sampled-data model. Control design using the newly developed power stage
models was illustrated using several examples from the literature. The predictions were tested
against the exact closed-loop model of the companion paper [1]. The predictions based on the
power stage models were found to be highly accurate. It is hoped that the new models will facilitate
improved controller designs for PWM DC-DC converters.
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Appendix A Discretizing a Continuous-Time System Through a
Zero-Order-Hold




where A ∈ RN×N , B ∈ RN×1, E ∈ R1×N , x ∈ RN , and y, u ∈ R.
To obtain a discrete-time model from this continuous-time system, a zero-order-hold is inserted
before the input signal, and the output is sampled using a sampling interval T equal to the duration
of the zero-order-hold; see Fig. 13. This involves an assumption that the input varies slowly enough
to be considered constant within intervals of length T .
Zero−Order−Hold
u
u n x=Ax+Buy=Ex ny
y
Figure 13: Discretizing a continuous-time system through a zero-order-hold
The discrete-time system has the dynamics









The following fact facilitates converting back to the the continuous-time pair (A,B) from knowl-
edge of the discrete-time pair (Φ,Γ) and T . This process of converting back may be thought of as











The input-to-output transfer function in the continuous-time domain is
E(sI −A)−1B (56)
The input-to-output transfer function in the discrete-time domain is
E(zI − Φ)−1Γ (57)
Given the discrete-time dynamics (53) and the value of T , the continuous-time transfer function
(56) can be obtained by using Fact 1.
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